Design Con 2015

Power Optimization

Optimizing the power requirements for efficient designs while matching performance targets.

image

Managing the rechargeable batteries in your embedded/mobile design with BIF

How implementation of the MIPI Alliance Battery Interface (BIF) specification will make management of rechargeable batteries in untethered embedded, Read More

image

ARM perspective on low-power energy-efficient SoC designs

Lessons learned in addressing the transfer of low power IP designs and implementation flows and methodologies into energy-efficient Read More

image

Signal versus power integrity in high-speed embedded design

Analysis of both signal integrity and power integrity is vital to a successful high-speed digital design. Here's some perspective on why this is so Read More

image

Optimizing embedded software for power efficiency: Part 4 – Peripheral and algorithmic optimization

In the final part in a series on how to manage your embedded software design’s power requirements, the authors discuss the how operations of the Read More

image

Optimizing embedded software for power efficiency: Part 3 – Optimizing data flow and memory

In this third in a series on how to manage your embedded software design’s power requirements, the authors discuss how attention to the flow of Read More

image

Optimizing embedded software for power efficiency: Part 2 – Minimizing hardware power

In the second in a series on managing your embedded software design’s power requirements, the authors provide some tips on the various hardware Read More

image

Optimizing embedded software for power efficiency: Part 1 – measuring power

First in a series on managing your embedded software design’s power requirements. Read More

image

Energy efficiency on asymmetric multiprocessing systems

An analysis of how effective asymmetric multiprocessor designs using ARM's big.LITTLE architecture based on the Cortex-A7 and -A15 are in balancing Read More

image

Designing low-power sequential circuits using clock gating

An efficient way to design low power sequential circuits with effective clock gating with the help of a multi-stage programmable Johnson counter. Read More

image

Managing device power with an operating system

This article reviews the aspects of an OS that can affect power consumption and offers guidelines to avoid pitfalls. Read More

image

Low‐power MCU benchmarking: what datasheets don’t tell you

The role of benchmarking in the use of ultra-low power microcontroller architectures as an aid in assessing the advantages and traps of different Read More

image

Building analog interfaces for low power design

Techniques for bringing the analog power budget into sync with the rest of the design. Read More

image

It’s all about tools: developing power-sensitive, low current MCU designs

How Silicon Labs' Power Estimator tool guides embedded system developers in creating power-sensitive and current consumption-optimal microcontroller Read More

image

Design of a low power high speed differential to single ended converter using feedback

The design of a low power high speed differential to single-ended converter circuit to achieve high bandwidth without increasing the current Read More

image

Efficient Power Estimation for complex RISC processor-based platforms

A power estimation tool for use with RISC based designs that estimates power with less than 3% error for ARM940T processors 3.5% for ARM CortexA8 Read More

image

Embedded design energy efficiency with lower power LCD operation

In this Product How-To design article, Silicon Labs‘ Don Shannon describes the constraints facing developers of energy-efficient home appliance Read More

prev

1 of 16

next
see all Power Optimization

Insights view all

  • Currently no items

Collections
Tech Papers
Webinars
Courses

Understanding and Meeting FPGA Power Requirements

Save & Follow 13 October 2014

This white paper aims to identify the sources... Read More

see all

Most Commented

  • Currently no items

Parts Search Datasheets.com

KNOWLEDGE CENTER