If you have trouble viewing this email, read the online version.

Dealing with jitter in a ubiquitously connected environment

As our electronic devices become more connected and as their data rates go up and the content becomes more prone to noise and jitter problems, more will have to be done to sort through the complexities so they operate as they have been designed to.

Addressing MIPI M-PHY connectivity challenges for more efficient testing

As the industry moves to adopt the MIPI Alliance’s M-PHY standard, designers are encountering some significant challenges related to oscilloscope measurements and, more specifically, probing.

Quality of service of a wireless home network using various routing protocols

A quality of service analysis of various ad hoc wireless routing protocols on a Zigbee home automation network as measured by jitter, packet delivery, average end-to-end delay, jitter and throughput using a static IEEE 802.15.4 star topology.

Jitter Detection for synchronization of Wireless Multimedia Sensor Networks

An active jitter detection mechanism for the synchronization control in wireless multimedia networks that improves quality of service by discarding the jitter-corrupted packets immediately and balancing the delay and jitter actively.

Routing protocols for health care communications

Analysis of various network routing protocols and their suitability for use in wireless body area networks used in health care applications from the point of view of such metrics as jitter, packet delivery ratio, netwok throughput, average end to end delay, node and network throughput.

Get more wiggle room in your design’s RMS Phase Jitter budget

Getting that extra RMS jitter margin gives your hardware design a little extra room to breathe when estimating what’s needed to guarantee the system’s reliability and robustness.

Pinning down the acceptable level of jitter for your embedded design

You can’t rely on chip vendor specs about jitter because each vendor specifies it differently and it varies for different applications. It’s up to you to nail down the acceptable amount of jitter your design can tolerate. 

The basics of clock jitter in embedded system designs

With the increasing system data rates, timing jitter has become critical in system design, especially where system performance limit is determined by the system timing margin, making it important to understand the impact of timing jitter.

Separating jitter into random and deterministic elements for analysis

There are many ways for separating jitter into its components. Depending on the tools you use and the system design framework, they all give somewhat different answers.

Improve FPGA communications interface clock jitters with external PLLs

The problems faced in dealing with clock jitter in FPGA-based high-speed communications interfaces such as SerDes and how external phase locked loops (PLLs) can be used to resolve them.

Doing jitter timing analysis in the presence of system crosstalk

Jitter has become a significant percentage of a signal's interval, making it increasingly important to fully understand its types and sources. Most high-speed serial designs now use multiple lanes. Thus, crosstalk is nearly unavoidable.

Dealing with PLL clock jitter in advanced processor designs: Part 1

In this first of a three part series, two engineers at Analog Devices, Inc. examine the sources of clock jitter in designs based on advanced RISC and DSP architectures, how to characterize your system for such problems and then how to resolve them.

Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1

This series of three articles explores DDR2/DDR3 clock jitter specifications and provides guidance to embedded systems developers on how to apply them and deal with violations when systems encounter them. Part 1 " Defining Clock Jitter



UBM Tech

This e-mail was sent to bccole@acm.org


Go to Embedded.com
A UBM Tech Newsletter ©2014. All rights reserved.
Privacy Policy I Advertising Information I Unsubscribe
UBM Tech, 303 Second Street, Suite 900 South, San Francisco, CA 94107