Cadence tools certified for latest version of N6 and N5/N5P DRM and SPICE models

Cadence Design Systems announced that its digital and signoff full flow and custom/analog tools have achieved certification on TSMC’s N6 and N5/N5P process technologies. The Cadence tools have attained the latest N6 and N5/N5P Design Rule Manual (DRM) and SPICE certification, advancing next-generation mobile application development. Cadence and TSMC are working with customers on N6 design starts both on production designs and test chips. Additionally, Cadence and TSMC have active N5/N5P customer engagements underway.

The certified tools support the Cadence Intelligent System Design strategy, enabling customers to achieve SoC design excellence. Cadence’s integrated flow ensures that all the tools will work together seamlessly, and customers can download the corresponding N6 and N5/N5P process design kits to begin design projects now.

N6 and N5/N5P Digital and Signoff Tool Certification Cadence delivered a fully integrated digital implementation and signoff tool flow, which has been certified on both TSMC’s N6 and N5/N5P process technologies. The Cadence full flow includes the Innovus Implementation System, Liberate Characterization, Liberate Variety Statistical Characterization, Quantus Extraction Solution, Tempus Timing Signoff Solution, Voltus IC Power Integrity Solution and Pegasus Verification System. Additionally, the Genus Synthesis Solution is enabled for these process technologies.

The Cadence digital and signoff tools provide EUV support across the flow, offering customers optimal power, performance and area (PPA). Some of the latest Cadence tool enhancements include expanded EUV layer support and back end of line (BEOL) layer modeling and middle end of line (MEOL) features.

N6 and N5/N5P Custom/Analog Tool Certification The Cadence custom/analog tools certified on TSMC’s N6 and N5/N5P process technologies include the Spectre® Accelerated Parallel Simulator (APS), Spectre X, Spectre eXtensive Partitioning Simulator (XPS), Spectre RF Option, Spectre Circuit Simulator, and Voltus-Fi Custom Power Integrity Solution, as well as the Virtuoso® custom IC design platform, which consists of the Virtuoso Schematic Editor, Virtuoso Layout Suite and Virtuoso ADE Product Suite.

With the latest design methodologies and capabilities included with the Virtuoso Advanced Node Platform on TSMC’s advanced process technologies, customers can achieve better custom physical design throughput versus traditional non-structured design methodologies via the advanced capabilities in the Virtuoso and Spectre tools.

Custom/analog enhancements for TSMC’s advanced process technologies incorporate an accelerated custom placement and routing methodology, which enables customers to improve productivity and meet power, density and electro migration requirements. Universal polygrid snapping and color engine support features have been enabled in N6. Additionally, expanded design rule constraint support with area-based rule, asymmetric coloring rule, voltage-dependent rule (VDR) and analog cell support, including guardring and dummy insertion are enabled for N5/N5P.

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.