Cyan 16bit MCU optimised for embedded comms -

Cyan 16bit MCU optimised for embedded comms

Cyan Technology, the Cambridge-based fabless developer of 16bit Flash-based microcontrollers has introduced its eCOG1 device. It is a is a low power MCU based on a 16-bit Harvard architecture with a 24 bit word code address space (32Mbyte) and 16 bit word data address space (128Kbytes). The company is intending it at the high growth markets of embedded communications and embedded internet.

The CPU operates at 0 to 25MHz on 3.3V and supports a range of 16bit arithmetic functions including both signed and unsigned multiply and divide functions.

A host control port provides direct access to the internal registers of each USART and custom serial protocols can be emulated. Parity may be automatically inserted or tested at the end of each frame.

It has a multislave serial peripheral interface (SPI) system with four slave select lines and can provide both master and slave roles. It has programmable clock polarity and clock/data phase.

It provides a ISO 7861 compatible smart card interface and multiprocessor support. A IR/IrDA function has programmable baud rates and provides support for less than 115.2kbps IrDA framing and modulation. It is compatible with common ASK, PM, PPM modulation schemes.

The is a two wire I2C compatible port and an external host interface provides a DMA interface to an external host or FIFO. There is a memory mapped peripheral port and its supports master and slave mode timing.

There are 29 memory mapped GPIO pins which can be configured as input, output or bi-directional. Any GPIO configured as an input can generate an interrupt. The two 16bit parallel date ports can have directly driven, open drain or tri-state outputs.

On-chip there are a number of timers including a 16bit watchdog, 16bit realtime clock, and a 24bit long interval timer. There are two 16bit general purpose timers/event counters while one 16bit timer provides multiple event capture registers.

On-chip memory includes 64Kbytes of Flash EPROM organised as 32Kx16 in eight 4Kx16 banks with individual Flash banks being read and/or write protected. The on-chip MMU translsates between RAM, program memory, internal cache and external memory devices for both code and data accesses concurrently. Two independent RS232 compatible asynchronous double-buffered serial ports are provided as well as two synchronous/asynchronous double buffered serial ports.It is available in a 128 pin LQFP with or without the IntAct high speed serial interface.

Cyan has toolsets and C compilers available to support the design-in of the eCOG1.

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.