Advertisement

Jennic validates Serial RapidIO IP in silicon

June 22, 2005

colin.holland-June 22, 2005

LONDON — Jennic has successfully demonstrated its Serial RapidIO IP operating in conjunction with solutions from other RapidIO vendors.

Jennic (Sheffield, UK) has implemented the IP core as a Serial RapidIO to PCI bridge chip which has been instantiated in both an NEC Electronics ISSPT structured ASIC and an Altera Stratix-GX FPGA.

Tests undertaken included passing RapidIO traffic between Jennic's IP core and a Freescale PowerQUICC III processor, via a Serial RapidIO switch fabric composed of Tundra Semiconductor's Tsi568AT Serial RapidIO switch devices and under the control of Fabric Embedded Tools RapidFETT software. This successfully demonstrates the ability of several RapidIO devices to communicate at the different layers of the RapidIO standard.

To enable the testing Jennic had to developed a fully integrated Serial RapidIO evaluation platform consisting of a PCI compliant Hardware Inter-operability Platform (HIP) and a comprehensive software package. This provided a variety of RapidIO traffic generation and diagnostic capabilities including the ability to compare received data against transmitted data and to control a number of RapidIO parameters.

Tom Wilson, director of product management at Tundra Semiconductor, said, "The recently performed successful testing with Jennic's IP and our Tsi568A Serial RapidIO switch will enable customers to design their RapidIO-based systems with greater confidence. The availability of silicon proven IP is an important addition to the RapidIO ecosystem and provides customers with an environment to prototype their designs with lower risk and cost."

Frank Newcombe, business development manager for wireline IP at Jennic added, "By collaborating with the main players in the RapidIO market space, and validating our IP against their standard products, we ensure that our customers' devices will function correctly when used in their intended application."

The Serial RapidIO IP is available in a range of technologies, including FPGA, structured ASIC and cell-based ASIC, and enables Jennic's customers to prototype systems in a flexible and low cost environment before moving to production volumes.

Loading comments...