Intel: FPGA programmable acceleration cards to speed up data center computing

Intel extended its FPGA acceleration platform portfolio with the addition of the new Intel Programmable Acceleration Card (PAC) with Intel Stratix 10 SX FPGA, Intel’s most powerful FPGA. This high-bandwidth card leverages the Acceleration Stack for Intel Xeon CPU with FPGAs, providing data center developers a robust platform to deploy FPGA-based accelerated workloads. Hewlett Packard Enterprise will be the first OEM to incorporate the Intel PAC with Stratix 10 SX FPGA along with the Intel Acceleration Stack for Intel Xeon Scalable processor with FPGAs into its server offering.

Like the previously announced Intel PAC with Intel Arria 10 FPGA, this new Intel PAC with Stratix 10 FPGA supports an ecosystem of design partners that delivers IP to accelerate a wide range of application workloads. The Intel PAC with Stratix 10 SX FPGA is a larger form factor card built for inline processing and memory-intensive workloads, like streaming analytics and video transcoding. While the smaller form factor Intel PAC with Arria 10 FPGA is ideal for back testing, data base acceleration and image processing workloads.

As the demands for big data and artificial intelligence (AI) increase, the reprogrammable technology of the FPGA meets the processing requirements and changing workloads of data center applications. With reconfigurable logic, memory and digital signal processing blocks, FPGAs can be programmed to execute any type of function with high throughput and real-time performance, making them ideal for many critical enterprise and cloud applications.

The acceleration stack for Intel Xeon CPU with Intel FPGAs works with industry-leading OS, virtualization and orchestration software partners, providing a common interface for software developers to get faster time to revenue, simplified management and access to a growing ecosystem of acceleration workloads.

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.