JTAG system speeds design cycle - Embedded.com

JTAG system speeds design cycle

CAMBRIDGE, England — Version 1.0 of the XJTAG Development System designed to shorten the development cycle of electronic products, which has just been released, provides a solution that can test JTAG as well as non-JTAG devices.

XJTAG can test BGA and chip scale devices, SDRAMs, Ethernet controllers, video interfaces, flash memories, FPGAs, microprocessors and other devices as well as enabling in-system programming of FPGAs, CPLDs and flash memories.

It enables circuit designers to shorten the development cycle and prototyping process by facilitating early test development, early design validation of CAD netlists, fast generation of functional tests and test re-use across circuits that utilise the same devices.

XJTAG test scripts are also re-usable and portable across different boards due to the device-centric approach that the designers have adopted. Re-usable device tests and the abstraction of device tests from both circuit detail and complexity of JTAG, mean that designers can develop systems to debug elements of their designs and to functionally test early prototypes. The test systems developed can then be taken forward to production testing and through into field support and repair.

The XJTAG Development System includes XJAnalyser, XJEase, XJLink and XJDemo. XJAnalyser is a tool for circuit visualisation that provides a graphical view of the state of all JTAG pins. Its 'plug and play' configuration provides instant JTAG chain verification and allows a developer to interact with the circuit and view and set the values of pins or buses on devices in the JTAG chain. It also identifies the correct Boundary Scan Description Language (BSDL) files from its library ahead of running tests.

XJEase is a BASIC-like test description language for manipulating non-JTAG devices. Unlike other JTAG tools it is device rather than board-centric. This enables circuit developers to re-use XJEase scripts in different projects. XJEase also allows the use of loops, jumps and variables to adapt test sequences to the current state of the circuit.

XJLink is a USB 2.0 hardware module used to connect the computer with the unit under test and supports multiple JTAG chains. XJDemo is a fully populated demonstrator board with tutorial designed to provide the developer with an understanding of the XJTAG system and how to simulate faults.

ARM is to use XJTAG in the design and testing of future Integrator development boards and expects to reduce the board development cycle due to the ability to re-use existing test scripts. Other early adopters include Alphamosaic, Cambridge Broadband, IPWireless, Pandora International, Thales Communications UK and TTPCom.

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.