Keysight's new logic analyzer boasts highest data rates - Embedded.com

Keysight’s new logic analyzer boasts highest data rates

Keysight Technologies, Inc. has introduced a high-data-rate state-mode logic analyzer (up to 4 Gb/s), which the company states is the industry’s first solution for validating simultaneous read and write DDR4 traffic across all byte lanes captured from a DDR4 DIMM operating at data rates of more than 2.5 Gb/s.The Keysight U4154B logic analysis system merges three modules to help memory design engineers accelerate turn-on and debugging of DDR2/3/4 and LPDDR2/3/4 memory systems. The system provides reliable data capture, precise triggering and a portfolio of validation and performance tools.

The new logic analyzer is designed for engineers who work on high-end digital designs, mobile, computing, DDR and LPDDR memory and server applications. The U4154B combines an industry-leading state capture speed of 4 Gb/s with the ability to reliably capture data on the industry’s smallest eye openings, as small as 100 ps by 100 mV. These capabilities allow engineers to measure the increasingly fast digital signals used in emerging technologies and validate and troubleshoot their designs with confidence.

The Keysight U4154B is an AXIe-based logic analyzer module. Associated probes and powerful analysis software provide essential capabilities for engineers working with DDR and LPDDR memory systems, high-speed application-specific integrated chips, analog-to-digital converters and field-programmable gate arrays operating at speeds up to 4 Gb/s.

Timing zoom provides simultaneous state and timing measurements with 80-ps timing resolution and 256-K-sample memory depth, which gives designers more insight into problems by allowing simultaneous state and high-resolution timing measurements over a 20-us time span. The industry’s highest trigger sequencer speed (2.5 GHz) gives engineers the ability to trigger reliably on sequential events on high-speed signals without having to give up triggering flexibility.

At high speeds, signal integrity validation becomes critical for reliable performance. Validating signal integrity on all channels of a DDR or LPDDR system with an oscilloscope can be very time consuming. The exclusive eye-scan capability of the U4154B allows a quick overview of signal integrity on all signals of a DDR or LPDDR system in a fraction of the time it takes using alternative methods.

More information 

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.