Silicon for Siroyan -

Silicon for Siroyan

First design from Siroyan based on its OneDSP architecture is the SRU322 test chip which is a complete SoC design. The device provides a DSP performance of up to 800 MMACs at 200MHz. Peripherals include a 16K instruction cache, 16K data cache, a 4K VLIW cache, 16 of cluster memory and 64K of SRAM.

Published in Embedded Systems (Europe) February 2002

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.