The Cortus APS25 IP core targets both dual- and multicore systems - Embedded.com

The Cortus APS25 IP core targets both dual- and multicore systems

Cortus has announced the APS25 processor IP core, the second in a family of products based on the new Cortus v2 instruction. The APS25 core is aimed at embedded systems demanding greater computational performance and system complexity while also requiring maximum code density and extendibility. APS25 has been designed to support accelerating computation through using coprocessors or symmetric multiprocessing. The core is also designed to be a building block in the growing number of dual-, or multicore systems. The APS25 has a Harvard architecture, sixteen 32-bit registers, a 5-stage pipeline, and a parallel multiplier. It supports the AXI4 bus as well as Cortus APS peripherals.

Up to eight co-processors can be added to an APS25 core. The Cortus coprocessor interface allows licensees to add custom coprocessors, for example to accelerate computations in cryptography or signal processing, without knowing details of the internals of the core. Co-processor instructions can be inserted into C-code appearing as function calls.

The small size of APS25 makes it suitable for applications requiring two cores. For example a common approach in functional safety is for two cores to execute the same code in lock step and to trigger an alarm if the results do not match. Another application is secure execution where it is desirable to physically separate the execution of secure software by running it on a supervisory CPU while application code runs on another CPU core.

The Cortus v2 instruction set allows the seamless mixing of 16-, 24- and 32-bit instructions without mode switching. This instruction set is richer than the v1 instruction set which used a mix of 16- and 32-bit instructions. Cortus will continue to offer products based on the v1 instruction set (e.g. APS3R) in parallel with the new cores based on the v2 instruction set. All C/C++ or assembler code developed for the v1 cores can be used unmodified on the v2 cores.

The APS tool chain and IDE (for C and C++) is available to licensees free of charge, and can be customised and branded for final customer use. Ports of various RTOSs are available such as FreeRTOS, Micrium ┬ÁC/OSII.

More information

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.